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Abstract
This paper presents mixed-signal current-mode CMOS circuits to implement programmable
fuzzy controllers that perform the singleton or zero-order Sugeno’s method. Design equations to
characterize these circuits are provided to explain the precision and speed that they offer. This ana-
lysis is illustrated with the experimental results of prototypes integrated in standard CMOS tech-
nologies. These tests show that an equivalent precision of 6 bits is achieved. The connection of
these blocks according to a proposed architecture allows fuzzy chips with low silicon area whose
inference speed is in the range of 2 Mega FLIPS (fuzzy logic inferences per second).
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I.-   Introduction.
The use of fuzzy systems is widespread, mainly in the control field. Most fuzzy microcon-
trollers presently used in industrial applications are digital implementations. However, fuzzy logic
is intrinsically more like the multivalued and continuous analog world than the digital one. In ad-
dition, fuzzy systems process this continuous information in a massively parallel way. Regarding
these features, analog implementations may offer a better ‘silicon area / inference speed’ ratio.
Adapting fuzzy concepts to meet microelectronics constraints, in terms of both architecture
and circuitry, has been a major issue in this field. In particular, the selection of the inference meth-
od greatly determines the resulting hardware. Among the various inference methods reported in the
literature, the singleton or zero-order Sugeno’s method is very adequate for hardware implemen-
tations as well as to ensure efficient control [1]. A singleton fuzzy controller chip is adapted to
solve a control problem by defining its rule base, that is, the parameters describing each anteced-
ent’s membership function and the parameter representing the singleton consequent. In the case of
analog fuzzy chips, these parameters can be fixed prior to chip fabrication [2,3] or afterwards
through programming [4-6].
This paper presents mixed-signal IC techniques to implement programmable singleton fuzzy
controllers. Current-mode analog circuits are used to provide a high functional efficiency in the re-
alization of the basic operations required (addition/subtraction, bounded difference, and division).
Mixed-signal circuits, namely current-mode D/A converters (DAC), are used to implement the
scaling operation and to offer the advantages of the digital world, such as ease of programming and
capability of long-term storage for the controller parameters. Section II identifies the functional
blocks required. The CMOS circuits to implement these blocks are presented in Section III. Their
static and dynamic behavior are analyzed and illustrated with experimental results of prototypes
integrated in standard CMOS technologies. These circuits constitute a set of analog building blocks
(input-output compatible) that facilitates the design of programmable fuzzy chips according to the
architecture discussed in Section IV.
II.-   Functional blocks.
The knowledge base of a singleton fuzzy controller consists of IF-THEN rules that relate
fuzzy antecedents with crisp or singleton consequents. In the case of single-output controllers,
these rules assume the form:
Rule i: IF x1 is A1i and ... and xu is Aui THEN y is ci
where xj (j=1,..., u) are controller input signals, y is the output, Aji are linguistic values defined by
fuzzy sets on the input universe of discourse, and ci are crisp values.
The global output is obtained from an average in which each consequent value, ci, is weight-
ed by the activation degree, hi, of its corresponding rule:
(1)
The following functional blocks are necessary for hardware implementation of this algo-
rithm:
output
Σihi ci⋅
Σihi
-------------------=
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(a) Membership function circuits (MFCs) whose transfer characteristics represent the ante-
cedents’ membership functions. They provide the degree of matching between the controller input
signals and the antecedents of the rules.
(b) Minimum/maximum circuits (MIN/MAX) that connect the antecedents of a rule to com-
pute its activation degree.
(c) Consequent scaler circuits (CONSs) that weight the singleton consequent with the activa-
tion degree.
(d) A divider (DIV) to obtain the overall output.
The use of current-mode techniques allows saving adder circuits to calculate the values of the
numerator and denominator in Equation (1). They are obtained simply by leading the currents rep-
resenting hi and hici to a common low-impedance node.
III.-   CMOS implementation of functional blocks.
Membership Function Circuits: Figure 1a illustrates the schematic of an MFC which allows
implementing triangular and trapezoidal membership functions (Figure 1b). These are defined by
the parameters Iaux (central point of the fuzzy label), Isat (saturation of the trapezoidal function),
and m (the slope of the membership function), according to the expression:
MFC(Iin) = Iref Θ m( | Iin- Iaux | Θ Isat ) (2)
where Iref is the maximum degree of pertenence and Θ is a rectification or bounded difference op-
erator, defined as:
Digital programmability is added in a rather straightforward manner via current-mode DACs
that are based on current mirrors. Two of them fix the values of Iaux and Isat, while another per-
forms as a programmable multiplier to implement the scaling by m. The diode-connected input
transistor of this DAC also implements the bounded difference with Isat.
The combination of T1, T2, and the PMOS current mirror (proposed in [7]) is the simplest
solution we have found to implement the absolute value operation in Equation (2). It avoids repli-
cation of Iin or Iaux, thus saving area and power consumption. What may cause systematic errors
in the generation of Iin and Iaux are the large voltage swings at the input node (source of transistors
T1 and T2): if T1 and T2 are biased with the same gate-voltage, as in [7], the voltage swing is at
least VTn+|VTp|, being VT the transistor threshold voltage. Voltage swing can be reduced if their
gates are biased by voltages whose difference is approximately equal to VTn+|VTp| so that both
transistors are at the edge of conduction [8]. Another solution is to include negative feedback, for
instance via a simple inverter as depicted in Figure 1a [9].
Low voltage swings at nodes also allow high frequency behavior since the time delay to
charge or discharge the parasitic capacitances is decreased. The transient response of the circuit is
closely related with the transient response of the current mirrors which process the signals. Since
the time constant of a current mirror is gmi/Cgs [10] (gmi is the transconductance of the input tran-
sistor and Cgs is the gate-to-source capacitance), the smaller the input current to the mirror (Iaux -
Iin or | Iin- Iaux | Θ Isat), the longer the transient response.
a - b if a> b
0         otherwisea Θ b =
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A prototype of this MFC has been integrated in a 1.5-µm CMOS technology, occupying an
active area of 0.07 mm2 (Figure 2). It is programmed by an 8-bit word (4 bits to fix Iaux and 2 bits
for Isat and m). Experimental results obtained by programming the slope value are shown in Figure
3a. Figure 3b shows the test results from fixing a value of Isat and m, and varying the digital code
for Iaux. The response time of this MFC, to within 1% of the full scale output current and for input
current steps greater than 0.5µA, has been estimated as less than 250ns. To provide this MFC
with voltage input, the differential version of the voltage-to-current converter proposed in [11] has
been employed.
Connective circuits: Figure 4a shows the schematic of a multi-input MAX circuit [12]. It is
used to implement a connective MIN between the rules antecedents, according to De Morgan’s
law:
Min ( I1, ..., In) = Max ( I1, ..., In) = Iref - Max ( Iref - I1, ..., Iref - In) (3)
Therefore, in a fuzzy chip the bounded difference with Iref (see Equation (2)) is not performed
within each MFC, but after antecedent connection.
Transistors Ti, acting as voltage followers, compete to fix the voltage at their source node to
the value needed by its corresponding Mi to operate in saturation conducting the input current Ii.
This follows the idea proposed by Lazzaro et al. [13] to implement a WTA circuit and in [14] to
realize a MAX circuit. The circuit in Figure 4a exploits another potential of transistors Ti, which
is that the winner Ti, acting in a common-gate configuration, transfers the winner or maximum cur-
rent from a low-impedance to a high-impedance node, thus avoiding loading errors at the output
node, with no need of additional cascode or regulated output stages as used in [14].
The algorithm implemented by this circuit to calculate the maximum input current is:
Io = A Σi ( Ii Θ Io ) (4)
This can be seen if the circuit is considered as the connection of improved Wilson current
mirrors that share their output diode-connected transistor. According to the improved Wilson-mir-
ror’s schematic shown in Figure 4b, a small signal analysis leads to:
(5)
where transistor output conductances, (rds)-1, have been neglected with respect to transistor
transconductances, gm.
Comparing (4) and (5), the gain value A, which governs the resolution of the circuit, is then
equal to gmTrdsM. Improved Wilson current mirrors are connected instead of Wilson mirrors be-
cause the latter suffer from DC matching errors due to their asymmetrical biasing [15].
If there is only a maximum input current, only one Ti is conducting, so that the circuit oper-
ates like an improved Wilson mirror. Therefore, the output impedance is given by [15]:
(6)
When there are p maximum input currents, the output impedance is increased approximately
by a factor p1/2 because p transistors Ti are now conducting a current Imax/p. The precision of the
circuit is slightly reduced in this situation due to the appearance of DC matching errors, however
io gmTrdsM iin
gmM
gmM'
------------io–  
 
=
ro gmM rdsM rdsT⋅ ⋅
gmT
gmM'
------------⋅≅
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their contribution, which can be approximated as:
(7)
remains smaller than that of a Wilson mirror, given by [15]:
(8)
As to dynamic behavior, the transient response of this circuit (similar to that of an improved
Wilson mirror) presents an overshoot with an underdamping coefficient related to gm/C, where C
is the total capacitance at the gate of transistors Mi. The typical trade-off ‘speed/precision’ of many
analog circuits also appears in this case: precision (associated with gmTrdsM) is proportional to 1/
I1/2 (transistors operating in saturation), while speed is proportional to I1/2.
A 3-input MAX prototype has been integrated in a 2.4-µm CMOS technology (Figure 5).
Figure 6a shows its static behavior, obtained by varying two of the input currents while the third
current is fixed to zero. Absolute error of less than 1.16% of a full scale current of 30µA is
achieved, which means an equivalent precision of 6 bits1. Another prototype was integrated with
V-to-I and I-to-V converters at the input and output, respectively, thus performing as a voltage-
mode MIN operator [16]. As shown in Figure 6b, transient responses of 160ns were measured.
Consequent circuits: According to the Singleton Method, the activation degree of each rule
must be scaled by its corresponding consequent. The circuits to implement this scaling are current-
mode DAC where the consequent value, ci, is fixed by digital programming, like the block to gen-
erate m in the MFCs. Since these circuits are based on current mirrors, they display no offset, that
is, the output current is zero if the input is zero. This is a very good feature because the influence
of offset errors in the fuzzy controller output may be a source of troubles.
Divider: The numerator and denominator of Equation (1) are represented by currents. How-
ever, a voltage-mode controller output is preferable to enable simple interface with conventional
control circuitry. For this reason, the transresistance amplifier in Figure 7 has been selected. It con-
verts the difference of input currents into voltage through a voltage-controlled resistance made of
four matched transistors biased in triode region. Its transfer characteristics are:
(9)
where β is the transconductance of MOS transistors.
The four-transistor cell has been widely used in the literature [17-19]. It cancels the nonlin-
earities of MOS transistors and the dependence on the transistor threshold voltage, which only in-
fluences the output dynamic range, given by:
(10)
Mobility reduction is the dominant second-order effect in the transistors of the resistance. It
causes both harmonic distortion and increased transresistance. Other second-order effects are the
1. Equivalent_bits ≤ log2 ( full_scale_value / absolute_error ).
Iout
Iin
-------- 1– λ VGSM' VT–( )
1
p
------ 1–  –≅
Iout
Iin
-------- 1– λVGSM'–≅
Vo V1 V2–
Ia Ib–
β Va Vb–( )
---------------------------= =
max V1 V2,( ) min Va VT Vb VT–,–( )≤
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amplifier nonidealities, such as input voltage offset, Vos, and finite gain, A. Including these effects
in Equation (9) and retaining only the first-order terms of θ (the mobility degradation parameter),
it follows that:
(11)
where v is the voltage at the input of the amplifier and 1/f is the closed-loop voltage gain, given by
(Va+Vb-2v-2VT)/(Va-Vb).
Regarding frequency behavior, the divider circuit dynamics are governed by the amplifier,
since the four-transistor cell is self-compensated to MOS parasitics [17-18]. Considering a domi-
nant-pole model for the amplifier, that is A=GB/s, where GB stands for the gain-bandwidth prod-
uct, the dominant pole of this divider is:
(12)
so Va must be greater than Vb to achieve stability.
The circuit in Figure 7 has been used by some authors to implement a voltage-input voltage-
output divider [18-19]. Since the aim of this application is a current-input voltage-output divider,
an I-to-V converter is added so that Va-Vb is obtained from a difference of currents, Ic-Id. The
CMOS structure in Figure 8 has been used, obtaining:
(13)
where β’ is the equivalent transconductance of the CMOS pair [20].
A prototype of this current-input voltage-output divider has been integrated in a 2.4-µm
CMOS technology, with a two-stage single-ended Miller opamp. The total active area is
0.0497mm2. It is shown in the microphotograph of Figure 9. Figure 10a shows the experimental
Vo-Iden curves obtained with Inum as a parameter. The two-quadrant behavior results from the bi-
polar nature of Inum that ranges from -20µA to 20µA. Figure 10b shows experimental Vo-Ia curves,
where Ib is fixed to 10µA and Iden ranges from 10µA to 60µA. The nonlinearity of these curves is
less than 1% for an output voltage range of 2v with a 5-v power supply. Figure 11 shows the abso-
lute error resulting from the difference between experimental and theoretical values, the latter be-
ing calculated with kd adjusted to experimental results. This infers that for a full scale output of 2
volts, 4 decades for Inum (from -20µA to 20µA), and 3 decades for Iden (from 20µA to 50µA), an
equivalent precision of 6 bits is achieved. Within this range of operation, the step response to
changes in Inum and Iden (with a 5-pF load at the output node) is less than 200ns.
IV.-   Fuzzy controller design.
The previously described circuits are input-output compatible blocks that can be connected
following a selected architecture. The number of bits to program the MFCs’ and CONSs’ param-
eters must be known to choose the corresponding DACs. Precision and speed requirements of the
V
o
A
A 1f--+
-------------
Ia Ib–
β Va Vb–( )
--------------------------- 1 θ Va Vb v– 2VT–
V1 V2+
2-------------------–+  +
Vos
V2
A------–
f---------------------+⋅
  
  
 
⋅=
sp GB
Va Vb–
Va Vb 2v– 2VT–+
------------------------------------------------⋅– GB f⋅–= =
Vo
β' v2 v1–( )
β--------------------------
Ia Ib–
Ic Id–
--------------⋅ kd
Inum
Iden
-----------⋅= =
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MFCs and MAX circuits must be considered to choose the geometries of their constituent transis-
tors. The divider circuit requires more careful design. Equations (9) to (13) relate the different vari-
ables of the design space: ranges of Vo, Inum, and Va-Vb (related in turn to the range of Iden and
transresistance of the I-V converter), and values of β, V2 (a bias voltage), A, GB, and Vos. An im-
portant issue in this design is the selection of an adequate opamp.
Many analog implementations associate MFCs and CONSs to each rule [3, 4, 14], with the
drawback of possibly repeating blocks in different rules. Another solution is that all the rules share
the MFCs, which is preferable when the number of rules is large compared to the number of ante-
cedents’ fuzzy sets. Figure 12 illustrates the resulting matrix-like architecture of a two-input fuzzy
controller that implements the complete fuzzy rule set. This figure shows the MFCs completely
connected by MIN/MAX circuits and the digital bus to easily program the antecedent parameters.
Regarding the output space, sharing CONSs is also advantageous when the number of rules is large
compared with the number of singleton values. In this case, the switches in the lower part of Figure
12 are programmed to conduct the values hi (represented by currents) to the input of their associ-
ated CONS.
Following this architecture, a two-input one-output rule chip has been integrated in a 2.4-µm
CMOS technology (Figure 13). Its analog core, which occupies 0.90 x 1.05 mm2, contains six
MFCs and three CONSs to generate the fuzzy labels that cover the discourse universe of input and
output variables, and nine MAX circuits to implement the complete rule set (nine rules). Digital
words to program antecedent and consequent parameters have 8 and 4 bits respectively, while the
rule set is fixed to the typical arrangement depicted in Figure 14. The output signals provided by
this rule chip (the numerator and denominator currents of Equation (1)) have a transient response
to a step input voltage of less than 300ns, as shown in Figure 15 (a low resistive load was connected
at the output). To illustrate the behavior of a whole controller, the rule chip was combined with the
divider chip of Figure 9 and the parameters that define the antecedents and consequents were
changed to obtain different control surfaces. Figure 16 illustrates several ways of covering the in-
put variables with three fuzzy labels and Figure 17 shows measured control surfaces that basically
depend on how these labels overlap each other. If the divider is included in the same chip, simula-
tions predict a computation time for the controller of about 500ns.
V.-   Conclusions.
The behavior of current-mode circuits to implement singleton fuzzy controllers has been an-
alyzed and confirmed with the experimental results of prototypes integrated in different CMOS
technologies. The combination of these blocks following an efficient architecture results in small-
area and low-power singleton fuzzy controllers with an equivalent precision of 6 bits and inference
speed in the range of 2 MFLIPS. The internal processing is carried out in current-mode but input
and output signals are represented by voltages to ease communication with conventional circuitry.
The use of mixed-signal techniques allows flexible controllers that can be adapted to solve differ-
ent control tasks via a digital programming interface. Measurements from the combination of a rule
chip with a divider chip illustrate this issue.
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Fig 5: Die photograph of a 3-input MAX
circuit.
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Fig. 12: Matrix-like architecture with rule and membership functions programmability.
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Fig 13: Microphotograph of the rule chip.
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Fig 17: Experimental control surfaces corresponding to different sets of programmable
parameters.
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